

XILINX INC  
Form 10-K  
May 31, 2011

**Table of Contents**

**United States Securities and Exchange Commission  
Washington, D.C. 20549  
FORM 10-K**

(Mark One)

**Annual report pursuant to Section 13 or 15(d) of the Securities Exchange Act of 1934  
For the fiscal year ended April 2, 2011.**

**Transition report pursuant to section 13 or 15(d) of the Securities Exchange Act of 1934  
For the transition period from \_\_\_\_\_ to \_\_\_\_\_.**

**Commission File Number 000-18548**

**Xilinx, Inc.**

*(Exact name of registrant as specified in its charter)*

**Delaware**

(State or other jurisdiction of  
incorporation or organization)

**77-0188631**

(I.R.S. Employer  
Identification No.)

**2100 Logic Drive, San Jose, CA**

(Address of principal executive offices)

**95124**

(Zip Code)

(Registrant's telephone number, including area code) **(408) 559-7778**

Securities registered pursuant to Section 12(b) of the Act:

**Title of each class**

Common stock, \$0.01 par value

**Name of each exchange on which registered**

The NASDAQ Global Select Market

Securities registered pursuant to Section 12(g) of the Act: None

Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. YES  NO

Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. YES  NO

Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days. YES  NO

Indicate by check mark whether the registrant has submitted electronically and posted on its corporate Website, if any, every Interactive Data File required to be submitted and posted pursuant to Rule 405 of Regulation S-T (§ 232.405) during the preceding 12 months (or for such shorter period that the registrant was required to submit and post such files). YES  NO

Indicate by check mark if disclosure of delinquent filers pursuant to Item 405 of Regulation S-K (§ 229.405) is not contained herein, and will not be contained, to the best of the registrant's knowledge, in definitive proxy or information statements incorporated by reference in Part III of this Form 10-K or any amendment to this Form 10-K.

Indicate by check mark whether the registrant is a large accelerated filer, an accelerated filer, a non-accelerated filer or a smaller reporting company. See the definitions of large accelerated filer, accelerated filer and smaller reporting company in Rule 12b-2 of the Exchange Act.

Large accelerated filer

Accelerated filer

Non-accelerated filer

Smaller reporting  
company

Indicate by check mark whether the registrant is a shell company (as defined in Rule 12b-2 of the Act). YES  NO

The aggregate market value of the voting stock held by non-affiliates of the registrant based upon the closing price of the registrant's common stock on October 2, 2010 as reported on the NASDAQ Global Select Market was approximately \$4,743,128,000. Shares of common stock held by each executive officer and director and by each person who owns 5% or more of the outstanding common stock have been excluded in that such persons may be deemed affiliates. This determination of affiliate status is not necessarily a conclusive determination for other purposes.

As of May 20, 2011, the registrant had 265,625,429 shares of Common Stock outstanding.

**DOCUMENTS INCORPORATED BY REFERENCE**

Parts of the Proxy Statement for the Registrant's Annual Meeting of Stockholders to be held on August 10, 2011 are incorporated by reference into Part III of this Annual Report on Form 10-K.

---

**Xilinx, Inc.**  
**Form 10-K**  
**For the Fiscal Year Ended April 2, 2011**  
**Table of Contents**

	Page
<b><u>PART I</u></b>	
<u>Item 1. Business</u>	3
<u>Item 1A. Risk Factors</u>	12
<u>Item 1B. Unresolved Staff Comments</u>	19
<u>Item 2. Properties</u>	19
<u>Item 3. Legal Proceedings</u>	20
<b><u>PART II</u></b>	
<u>Item 5. Market for Registrant's Common Equity, Related Stockholder Matters and Issuer Purchases of Equity Securities</u>	21
<u>Item 6. Selected Financial Data</u>	23
<u>Item 7. Management's Discussion and Analysis of Financial Condition and Results of Operations</u>	24
<u>Item 7A. Quantitative and Qualitative Disclosures about Market Risk</u>	38
<u>Item 8. Financial Statements and Supplementary Data</u>	39
<u>Item 9. Changes in and Disagreements with Accountants on Accounting and Financial Disclosure</u>	76
<u>Item 9A. Controls and Procedures</u>	76
<u>Item 9B. Other Information</u>	76
<b><u>PART III</u></b>	
<u>Item 10. Directors, Executive Officers and Corporate Governance</u>	77
<u>Item 11. Executive Compensation</u>	77
<u>Item 12. Security Ownership of Certain Beneficial Owners and Management and Related Stockholder Matters</u>	77
<u>Item 13. Certain Relationships and Related Transactions, and Director Independence</u>	78

<u>Item 14. Principal Accountant Fees and Services</u>	78
--	----

**PART IV**

<u>Item 15. Exhibits and Financial Statement Schedules</u>	79
--	----

<u>Signatures</u>	81
-------------------	----

Exhibit 21.1

Exhibit 23.1

Exhibit 31.1

Exhibit 31.2

Exhibit 32.1

Exhibit 32.2

EX-101 INSTANCE DOCUMENT

EX-101 SCHEMA DOCUMENT

EX-101 CALCULATION LINKBASE DOCUMENT

EX-101 LABELS LINKBASE DOCUMENT

EX-101 PRESENTATION LINKBASE DOCUMENT

EX-101 DEFINITION LINKBASE DOCUMENT

**Table of Contents**

**PART I**

**FORWARD-LOOKING STATEMENTS**

*This Annual Report on Form 10-K contains forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. Forward-looking statements may be found throughout this Annual Report and particularly in Items 1. Business and 3. Legal Proceedings which contain discussions concerning our development efforts, strategy, new product introductions, backlog and litigation. Forward-looking statements involve numerous known and unknown risks and uncertainties that could cause actual results to differ materially and adversely from those expressed or implied. Such risks include, but are not limited to, those discussed throughout this document as well as in Item 1A. Risk Factors. Often, forward-looking statements can be identified by the use of forward-looking words, such as may, will, could, should, expect, believe, anticipate, estimate, continue, plan, intend, project and other similar terminology, or the negative of such terms. We disclaim any responsibility to update or revise any forward-looking statement provided in this Annual Report or in any of our other communications for any reason.*

**ITEM 1. BUSINESS**

Xilinx, Inc. (Xilinx, the Company or we) designs, develops and markets programmable platforms. These programmable platforms have several components:

- integrated circuits (ICs) in the form of programmable logic devices (PLDs), including Extensible Processing Platforms (EPPs);

- software design tools to program the PLDs;

- targeted reference designs;

- printed circuit boards; and

- intellectual property (IP), which consists of Xilinx and various third-party verification and IP cores.

In addition to its programmable platforms, Xilinx provides design services, customer training, field engineering and technical support.

Our PLDs include field programmable gate arrays (FPGAs), complex programmable logic devices (CPLDs) that our customers program to perform desired logic functions and EPPs, which combine industry standard ARM® processor-based systems with programmable logic in a single device. Our products are designed to provide high integration and quick time-to-market for electronic equipment manufacturers in end markets such as wired and wireless communications, industrial, scientific and medical, aerospace and defense, audio, video and broadcast, consumer, automotive and data processing. We sell our products globally through independent domestic and foreign distributors and through direct sales to original equipment manufacturers (OEMs) by a network of independent sales representative firms and by a direct sales management organization.

Xilinx was founded and incorporated in California in February 1984. In April 1990, the Company reincorporated in Delaware. Our corporate facilities and executive offices are located at 2100 Logic Drive, San Jose, California 95124, and our website address is [www.xilinx.com](http://www.xilinx.com).

**Industry Overview**

There are three principal types of ICs used in most digital electronic systems: processors, which generally are utilized for control and computing tasks; memory devices, which are used for storing program instructions and data; and logic devices, which generally are used to manage the interchange and manipulation of digital signals within a system. Xilinx designs and develops PLDs, a type of logic device. Alternatives to PLDs include application specific integrated circuits (ASICs) and application specific standard products (ASSPs). PLDs, ASICs and ASSPs compete with each other since they may be utilized in many of the same types of applications within electronic systems. However, variations in unit pricing, development cost, product performance, reliability, power consumption, capacity, functionality, ease of use and time-to-market determine the degree to which the devices compete for specific applications.

PLDs have key competitive advantages over competing ASICs and ASSPs, including:

- Faster time-to-market and increased design flexibility. Both of these advantages are enabled by Xilinx desktop software which allows users to implement and revise their designs quickly. In contrast, ASICs and ASSPs require significant development time and offer limited, if any, flexibility to make design changes.

PLDs are standard components. This means that the same device can be sold to many different users for a myriad of applications. In sharp contrast, ASICs and ASSPs are customized for an individual user or a specific application.

**Table of Contents**

PLDs are generally disadvantaged in terms of relative device size. ASICs and ASSPs tend to be smaller than PLDs, resulting in a lower unit cost. However, there is a high fixed cost associated with ASIC and ASSP development that is not applicable to PLD customers. This fixed cost of development is expected to significantly increase on next generation technology nodes. From a total cost of development perspective, ASICs and ASSPs have generally been more cost effective when used in high-volume production; and PLDs have generally been more cost effective when used in low- to mid-volume production. However, we expect PLDs to be able to address higher volume applications and gain market share from ASIC and ASSP suppliers as the fixed cost of ASIC and ASSP development increases on next generation technology nodes, eroding their respective cost advantages.

An overview of typical PLD end market applications for our products is shown in the following table:

<b>End Markets</b>	<b>Sub-Segments</b>	<b>Applications</b>
Communications	Wireless	3G/4G Base Stations Wireless Backhaul
	Wireline	Metro Area Networks Optical Networks Enterprise Switches Mid-end and High-end Routers
Industrial and Other	Industrial, Scientific and Medical	Factory Automation Medical Imaging Test and Measurement Equipment
	Aerospace and Defense	Satellite Surveillance Radar and Sonar Systems Secure Communications
Consumer and Automotive	Consumer	Digital Televisions Digital Video Recorders SetTop Boxes
	Automotive	Infotainment Systems Driver Information Systems Vision-Based Driver Assistance Systems
	Audio, Video and Broadcast	Cable Head-end Systems Post Production Equipment Broadcast Cameras
Data Processing	Storage and Servers	Security and Encryption Computer Peripherals
	Office Automation	Copiers Printers

**Strategy and Competition**

Our strategy for expansion is the displacement of ASICs and ASSPs in the development of next generation electronic systems. The costs and risks associated with application-specific devices can only be justified for a short list of high



volume commodity products. Programmable platforms, alternatively, are becoming critical for our customers to meet increasingly stringent product requirements – cost, power, performance and density – in a business environment characterized by increased complexity, shrinking market windows, rapidly changing market demands, capped engineering budgets, escalating ASIC and ASSP non-recurring engineering costs and increased economic and development risk.

With every new generation of FPGAs, our strategy is to increase the performance, densities and system-level functionality, while driving down cost and power consumption at each manufacturing process node. Secondly, our strategy is to provide simpler, smarter programmable platforms and design methodologies that free up engineers to focus on end product innovation and differentiation.

**Table of Contents**

Our PLDs compete in the logic IC industry, an industry that is intensely competitive and characterized by rapid technological change, increasing levels of integration, product obsolescence and continuous price erosion. We expect increased competition from our primary PLD competitors, Altera Corporation (Altera), Lattice Semiconductor Corporation (Lattice) and Microsemi Corporation (Microsemi), and from new companies that may enter the traditional programmable logic market segment. In addition, we expect continued competition from the ASIC market, which has been ongoing since the inception of FPGAs, and the ASSP market. Other competitors include manufacturers of:

- high-density programmable logic products characterized by FPGA-type architectures;
- high-volume and low-cost FPGAs as programmable replacements for ASICs and ASSPs;
- ASICs and ASSPs with incremental amounts of embedded programmable logic;
- high-speed, low-density CPLDs;
- high-performance digital signal processing (DSP) devices;
- products with embedded processors;
- products with embedded multi-gigabit transceivers; and
- other new or emerging programmable logic products.

We believe that important competitive factors in the logic IC industry include:

- product pricing;
- time-to-market;
- product performance, reliability, quality, power consumption and density;
- field upgradability;
- adaptability of products to specific applications;
- ease of use and functionality of software design tools;
- availability and functionality of predefined IP;
- inventory and supply chain management;
- access to leading-edge process technology and assembly capacity; and
- ability to provide timely customer service and support.

**Silicon Product Overview**

A brief overview of the silicon product offerings follows in the table below. These products, other than the 28-nanometer (nm) product families that we introduced in fiscal 2011, comprise the majority of our revenues. Additionally, some of our more mature product families have been excluded from the table, although they continue to generate revenues. We operate and track our results in one operating segment for financial reporting purposes.

**Product Families**

<b>PLDs</b>	<b>Date Introduced</b>	<b>Capacity</b>	<b>Process Technology</b>
Virtex®-7	June 2010	286K to 2M Logic Cells	28-nm
Kintex -7	June 2010	30K to 478K Logic Cells	28-nm
Artix -7	June 2010	18K to 352K Logic Cells	28-nm
Zynq -7000	June 2010	28K to 235K Logic Cells	28-nm
Virtex-6	March 2011	75K to 760K Logic Cells	28-nm
Spartan®-6	February 2009	4K to 150K Logic Cells	40-nm
	February 2009		45-nm

Edgar Filing: XILINX INC - Form 10-K

Virtex-5		20K to 330K Logic Cells	65-nm
	May 2006		
Virtex-4		12K to 200K Logic Cells	90-nm
	June 2004		
Spartan-3A		2K to 54K Logic Cells	90-nm
	December 2006		
Spartan-3E		2K to 33K Logic Cells	90-nm
	March 2005		
Spartan-3		2K to 75K Logic Cells	90-nm
	April 2003		

**Table of Contents**

See information under the caption **Results of Operations – Net Revenues** in Item 7. **Management’s Discussion and Analysis of Financial Condition and Results of Operations** for information about our revenues from our product families.

*28-nm Product Families*

The 7 series devices are fabricated on a high-K metal gate, high performance, low power 28-nm process technology. These devices are based on a unified architecture, which enables design and IP portability across all families and provides designers the ability to achieve the appropriate combination of I/O support, performance, feature quantities, packaging and power consumption to address a wide range of applications. The 7 series devices consist of the following three families:

Virtex-7 FPGAs are optimized for applications requiring the highest capacity, performance, DSP and serial connectivity. Target applications include 400G and 100G line cards, high-performance computing and test and measurement applications.

Kintex-7 FPGAs represent Xilinx’s first mid-range FPGA family. These devices maximize price-performance and performance per watt. Target applications include wireless LTE infrastructure, video display technology and medical imaging.

Artix-7 FPGAs offer the lowest power and system cost at higher performance than alternative high volume FPGAs. These devices are targeted to high volume applications such as handheld portable ultrasound devices, multi-function printers and software defined radio.

The Zynq-7000 family is first family of Xilinx EPPs. This new class of product combines an industry-standard ARM dual-core Cortex -A9 MPCore processing system with Xilinx unified 28-nm architecture. There are four devices in the Zynq-7000 EPP family that allow designers to target cost sensitive as well as high-performance applications from a single platform using industry-standard tools. These devices are expected to enable incremental market opportunities in applications such as industrial motor control, driver assistance and smart surveillance systems.

*40-nm and 45-nm Product Families*

The Virtex-6 FPGA family consists of 13 devices and is the sixth generation in the Virtex series of FPGAs. Virtex-6 FPGAs are fabricated on a high-performance, 40-nm process technology. There are three Virtex-6 families, and each is optimized to deliver different feature mixes to address a variety of markets as follows:

Virtex-6 LXT FPGAs optimized for applications that require high-performance logic, DSP and serial connectivity with low-power 6.6G serial transceivers.

Virtex-6 SXT FPGAs optimized for applications that require ultra high-performance DSP and serial connectivity with low-power 6.6G serial transceivers.

Virtex-6 HXT FPGAs optimized for communications applications that require the highest-speed serial connectivity with up to 11.2G serial transceivers.

The latest generation in the Spartan FPGA series, the Spartan-6 FPGA family, is fabricated on a low-power 45-nm process technology. The Spartan-6 family is the PLD industry’s first 45-nm high-volume FPGA family, consisting of 11 devices in two product families:

Spartan-6 LX FPGAs optimized for applications that require the lowest cost.

Spartan-6 LXT FPGAs optimized for applications that require LX features plus 3.125G serial transceivers.

**Table of Contents***65-nm Product Families*

The Virtex-5 FPGA family consists of 26 devices in five product families: Virtex-5 LX FPGAs for logic-intensive designs, Virtex-5 LXT FPGAs for high-performance logic with serial connectivity, Virtex-5 SXT FPGAs for high-performance DSP with serial connectivity, Virtex-5 FXT FPGAs for embedded processing with serial connectivity and Virtex-5 TXT FPGAs for high-bandwidth serial connectivity.

*Other Product Families*

Prior generation Virtex families include Virtex-4, Virtex-II Pro, Virtex-II, Virtex-E and the original Virtex family. Spartan family FPGAs include 90-nm Spartan-3 FPGAs, the Spartan-3E family and the Spartan-3A family. Prior generation Spartan families include Spartan-IIE, Spartan-II, Spartan XL and the original Spartan family.

CPLDs operate on the lowest end of the programmable logic density spectrum. CPLDs are single-chip, nonvolatile solutions characterized by instant-on and universal interconnect. CPLDs combine the advantages of ultra low power consumption with the benefits of high performance and low cost. Prior generations of CPLDs include the CoolRunner and XC9500 product families.

*EasyPath FPGAs*

EasyPath FPGAs offer customers a fast, simple method of cost-reducing FPGA designs. EasyPath FPGAs use the same production masks and fabrication process as standard FPGAs and are tested to a specific customer application to improve yield and lower costs. As a result, EasyPath FPGAs provide customers with significant cost reduction when compared to the standard FPGA devices without the conversion risk, engineering effort, or the additional time required to move to an ASIC. The latest generation of EasyPath FPGAs and EasyPath-7 FPGAs provide lower total product cost of ownership for cost-reducing high performance FPGAs.

**Design Platforms and Services***Programmable Platforms*

We offer three types of programmable platforms that support our customers' designs and reduce their development efforts:

The Base Platform is the delivery vehicle for all of our new silicon offerings used to develop and run customer-specific software applications and hardware designs. Released at launch, the Base Platform is comprised of: FPGA silicon; Integrated Software Environment (ISE<sup>®</sup>) Design Suite design environment; integration support of optional third-party synthesis, simulation, and signal integrity tools; reference designs; development boards and IP.

The Domain-Specific Platform targets one of the three primary Xilinx FPGA user profiles: the embedded processing developer; the DSP developer; or the logic/connectivity developer. It accomplishes this by augmenting the Base Platform with a targeted set of integrated technologies, including: higher-level design methodologies and tools; domain-specific IP including embedded, DSP and connectivity; domain-specific development hardware and reference designs; and operating systems and software.

The Market-Specific Platform enables software or hardware developers to quickly build and run their specific application or solution. Built for specific markets such as automotive, consumer, aerospace and defense, communications, audio, video and broadcast, industrial, or scientific and medical, the Market-Specific Platform integrates both the Base and Domain-Specific Platforms with higher targeted applications elements such as IP, reference designs and boards optimized for a particular market.

*Design Tools*

To accommodate the various design methodologies and design flows employed by the wide range of our customers' user profiles such as system designers, algorithm designers, software coders and logic designers, we provide the appropriate design environment tailored to each user profile for design creation, design implementation and design verification.

The Xilinx ISE Design Suite features a complete tool chain for the three domain-specific categories: embedded, DSP and logic/connectivity. To further enhance productivity and help customers better manage the complexity of their designs, the ISE Design Suite enables designers to target area, performance, or power by simply selecting a design goal in the setup. In fiscal 2011 we acquired AutoESL Design technologies, Inc (AutoESL), a leading provider of high level C,C++ and System C synthesis technology to provide a more direct flow in retargeting DSPs and general purpose processors designs into our FPGAs. The Xilinx ISE Design Suite also interoperates with a wide range of

third-party electronic design automation (EDA) software point-tools offerings.

*Intellectual Property*

Xilinx and various third parties offer hundreds of no charge and fee-bearing IP core licenses covering Ethernet, memory controllers and PCIe® interface, as well as an abundance of domain-specific IP in the areas of embedded, DSP and connectivity, as well as market-specific IP cores. In addition, our products and technology leverage industry standards such as ARM AMBA® AXI-4 interconnect technology, IP\_XACT and IEEE P1735 encryption to facilitate plug-and-play FPGA design and take advantage of the large ecosystem of ARM IP developers.

## **Table of Contents**

### *Development Boards, Kits and Configuration Products*

In addition to the broad selection of legacy development boards presently offered, we have introduced a new unified board strategy that enables the creation of a standardized and coordinated set of base boards available both from Xilinx and our ecosystem partners, all utilizing the industry-standard extensions that enable customization for market specific applications. Adopting this standard for all of our base boards enables the creation of a unified, scalable and extensible delivery mechanism for all Xilinx programmable platforms.

We also offer comprehensive development kits including hardware, design tools, IP and reference designs that are designed to streamline and accelerate the development of domain-specific and market-specific applications.

Finally, Xilinx offers a range of configuration products including one-time programmable and in-system programmable storage devices to configure Xilinx FPGAs. These PROM (programmable read-only memory) products support all of our FPGA devices.

### *Third-Party Alliances*

Xilinx and certain third parties have developed and continue to offer a robust ecosystem of IP, boards, tools, services and support through the Xilinx alliance program. Xilinx also works with these third parties to promote our programmable platforms through third-party tools, IP, software, boards and design services.

### *Engineering Services*

Xilinx engineering services provide customers with engineering resources to augment their design teams and to provide expert design-specific advice. Xilinx tailors its engineering services to the needs of its customers, ranging from hands-on training to full design creation and implementation.

## **Research and Development**

Our research and development (R&D) activities are primarily directed toward the design of new ICs, the development of new software design automation tools for hardware and embedded software, the design of logic IP, the adoption of advanced semiconductor manufacturing processes for ongoing cost reductions, performance and signal integrity improvements and lowering PLD power consumption. As a result of our R&D efforts, we have introduced a number of new products during the past several years including the Virtex-7, Kintex-7, Artix-7, and Zynq 7000. Virtex-6 and Spartan-6 families. Additionally, we have made enhancements to our IP core offerings and introduced new versions of our ISE Design Suite. We extended our collaboration with our foundry suppliers in the development of 65-nm, 45-nm and 40-nm manufacturing technology and we were the first company in the PLD industry to ship 45-nm high-volume as well as 28-nm FPGA devices.

Our R&D challenge is to continue to develop new products that create cost-effective solutions for customers. In fiscal 2011, 2010 and 2009, our R&D expenses were \$392.5 million, \$369.5 million and \$355.4 million, respectively. We believe technical leadership and innovation are essential to our future success and are committed to maintaining a significant level of R&D investment.

## **Sales and Distribution**

We sell our products to OEMs and to electronic components distributors who resell these products to OEMs or contract manufacturers.

We use dedicated global sales and marketing organizations as well as independent sales representatives to generate sales. In general, we focus our direct demand creation efforts on a limited number of key accounts with independent sales representatives often serving those customers in defined territories. Distributors create demand within the balance of our customer base. Distributors also provide vendor-managed inventory, value-added services and logistics for a wide range of our OEM customers.

Whether Xilinx, the independent sales representative, or the distributor identifies the sales opportunity, a local distributor will process and fulfill the majority of all customer orders. In such situations, distributors are the sellers of the products and as such they bear all legal and financial risks generally related to the sale of commercial goods, such as credit loss, inventory shrinkage, theft and foreign currency fluctuations, but excluding indemnity and warranty liability.

In accordance with our distribution agreements and industry practice, we have granted our authorized distributors the contractual right to return certain amounts of unsold product on a periodic basis and also receive price adjustments for unsold product in the case of a subsequent change in list prices. Revenue recognition on shipments to distributors

worldwide is deferred until the products are sold to the distributors and customers.



**Table of Contents**

Avnet, Inc. (Avnet) distributes the substantial majority of our products worldwide. No end customer accounted for more than 10% of our net revenues in fiscal 2011, 2010 or 2009. As of April 2, 2011 and April 3, 2010, Avnet accounted for 79% and 83%, respectively, of our total accounts receivable. Resale of product through Avnet accounted for 51%, 49% and 55% of our worldwide net revenues in fiscal 2011, 2010 and 2009, respectively. We also use other regional distributors throughout the world. We believe distributors provide a cost-effective means of reaching a broad range of customers while providing efficient logistics services. Since PLDs are standard products, they do not present many of the inventory risks to distributors posed by ASICs, and they simplify the requirements for distributor technical support. From time to time, we may add or terminate distributors in specific geographies, or move customers to a direct support model as we deem appropriate given our strategies, the level of distributor business activity and distributor performance and financial condition. For example, in the fourth quarter of fiscal 2010, we terminated our relationship with one of our North American-based distributors. See Note 2. Summary of Significant Accounting Policies and Concentrations of Risk to our consolidated financial statements, included in Item 8. Financial Statements and Supplementary Data, for information about concentrations of credit risk and Note 17. Segment Information for information about our revenues from external customers and domestic and international operations.

**Backlog**

As of April 2, 2011, our backlog from OEM customers and backlog from end customers reported by our distributors scheduled for delivery within the next three months was \$266.0 million, compared to \$282.0 million as of April 3, 2010. Orders from end customers to our distributors are subject to changes in delivery schedules or to cancellation without significant penalty. As a result, backlogs from both OEM customers and end customers reported by our distributors as of any particular period may not be a reliable indicator of revenue for any future period.

**Wafer Fabrication**

As a fabless semiconductor company, we do not manufacture wafers used for our IC products or PROMs. Rather, we purchase wafers from multiple foundries including United Microelectronics Corporation (UMC), Taiwan Semiconductor Manufacturing Company Limited (TSMC), Toshiba Corporation (Toshiba), Seiko Epson Corporation (Seiko), Samsung Electronics Co., Ltd. (Samsung) and He Jian Technology (Suzhou) Co., Ltd. Currently, UMC manufactures the substantial majority of our wafers.

Precise terms with respect to the volume and timing of wafer production and the pricing of wafers produced by the semiconductor foundries are determined by periodic negotiations with each wafer foundry.

Our strategy is to focus our resources on market development and creating new ICs and software design tools rather than on wafer fabrication. We continuously evaluate opportunities to enhance foundry relationships and/or obtain additional capacity from our main suppliers as well as other suppliers of wafers manufactured with leading-edge process technologies.

**Sort, Assembly and Test**

Wafers are sorted by the foundry or independent sort subcontractors. Sorted die are assembled by subcontractors. During the assembly process, the wafers are separated into individual die, which are then assembled into various package types. Following assembly, the packaged units are generally tested by Xilinx personnel at our Singapore facility or by independent test subcontractors. We purchase most of our assembly and some of our test services from Siliconware Precision Industries Ltd. in Taiwan, Amkor Technology, Inc. in Korea and the Philippines and STATS ChipPAC Ltd. in Singapore.

**Quality Certification**

Xilinx has achieved quality management systems certification for ISO 9001:2000 for our facilities in San Jose, California; Dublin, Ireland; Longmont, Colorado; Singapore and Albuquerque, New Mexico. In addition, Xilinx achieved ISO 14001 and TL 9000 environmental and quality certifications in the San Jose, Dublin, Singapore and Albuquerque locations.

**Patents and Licenses**

While our various proprietary intellectual property rights are important to our success, we believe our business as a whole is not materially dependent on any particular patent or license, or any particular group of patents or licenses. As of April 2, 2011, we held more than 2,500 issued United States (U.S.) patents, which vary in duration, and over 600

pending U.S. patent applications relating to our proprietary technology. We maintain an active program of filing for additional patents in the areas of, but not limited to, circuits, software, IC architecture, IP, system design, testing methodologies and other technologies relating to our products and business. We have licensed some parties to certain portions of our patent portfolio and obtained licenses to certain third-party patents as well.

**Table of Contents**

We have acquired various licenses from third parties to certain technologies that are implemented in IP or embedded in our PLDs, such as processors. Those licenses support our continuing ability to make and sell these PLDs to our customers. We also sublicense certain third-party proprietary software and open-source software, such as compilers, for our design tools. Continued use of those software components is important to the operation of the design tools upon which customers depend.

We maintain the Xilinx trade name as well as numerous trademarks, and registered trademarks including Xilinx, the Xilinx logo, Artix, Kintex, Virtex, Spartan, ISE, Zynq and associated logos. Maintaining these rights, and the goodwill associated with these trademarks and logos, is important to our business. We also have license rights to use certain trademarks owned by consortiums and other trademark owners that are related to our products and business.

We intend to continue to protect our IP (including, for example, patents, copyrights and trademarks) vigorously. We believe that failure to enforce our intellectual property rights or failure to protect our trade secrets effectively could have an adverse effect on our financial condition and results of operations. We incurred, and in the future we may continue to incur, litigation expenses to defend against claims of infringement and to enforce our intellectual property rights against third parties. However, any such litigation may or may not be successful.

**Employees**

As of April 2, 2011, we had 3,099 employees compared to 2,948 as of the end of the prior fiscal year. None of our employees are represented by a labor union. We have not experienced any work stoppages and believe we maintain good employee relations.

**Executive Officers of the Registrant**

Certain information regarding the executive officers of Xilinx as of June 1, 2011 is set forth below:

Name	Age	Position
Moshe N. Gavriellov	56	President and Chief Executive Officer (CEO)
Scott R. Hover-Smoot	56	Vice President, General Counsel and Secretary
Jon A. Olson	57	Senior Vice President, Finance and Chief Financial Officer (CFO)
Victor Peng	51	Senior Vice President, Programmable Platforms Development
Raja G. Petrakian	47	Senior Vice President, Worldwide Operations
Vincent F. Ratford	59	Senior Vice President, Worldwide Marketing and Business Development
Vincent L. Tong	49	Senior Vice President, Worldwide Quality and New Product Introductions
Frank A. Tornaghi	56	Senior Vice President, Worldwide Sales

There are no family relationships among the executive officers of the Company or the Board of Directors.

**Moshe N. Gavriellov** joined the Company in January 2008 as President and CEO and was appointed to the Board of Directors in February 2008. Prior to joining the Company, Mr. Gavriellov served at Cadence Design Systems, Inc., an electronic design automation company, as Executive Vice President and General Manager of the Verification Division from April 2005 through November 2007. Mr. Gavriellov served as CEO of Verisity Ltd., an electronic design automation company, from March 1998 to April 2005 prior to its acquisition by Cadence Design Systems, Inc. Prior to joining Verisity, Mr. Gavriellov spent nearly 10 years at LSI Corporation (formerly LSI Logic Corporation), a semiconductor manufacturer, in a variety of executive management positions, including Executive Vice President of the Products Group, Senior Vice President and General Manager of International Marketing and Sales and Senior Vice President and General Manager of LSI Logic Europe plc. Prior to joining LSI Corporation, Mr. Gavriellov held various engineering and engineering management positions at Digital Equipment Corporation and National Semiconductor Corporation.

**Scott R. Hover-Smoot** joined the Company in October 2007 as Vice President, General Counsel and Secretary. From November 2001 to October 2007, Mr. Hover-Smoot served as Regional Counsel and Director of Legal Operations with TSMC, an independent semiconductor foundry. He served as Vice President and General Counsel of California Micro Devices Corporation, a provider of application-specific protection devices and display electronics devices from

June 1994 to November 2001. Prior to joining California Micro Devices Corporation, Mr. Hover-Smoot spent over 20 years working in law firms including Berliner-Cohen, Flehr, Hohbach, Test, Albritton & Herbert and Lyon & Lyon.

**Jon A. Olson** joined the Company in June 2005 as Vice President, Finance and CFO. Mr. Olson was promoted to his current position of Senior Vice President, Finance and CFO in August 2006. Prior to joining the Company, Mr. Olson spent more than 25 years at Intel Corporation, a semiconductor chip maker, serving in a variety of positions, including Vice President, Finance and Enterprise Services, Director of Finance.

**Table of Contents**

**Victor Peng** joined the Company in April 2008 as Senior Vice President, Silicon Engineering Group and assumed his current position of Senior Vice President, Programmable Platforms Development in November 2008. Prior to joining the Company, Mr. Peng served as Corporate Vice President, Graphics Products Group at Advanced Micro Devices (AMD), a provider of processing solutions, from November 2005 to April 2008. Before joining AMD, Mr. Peng served as Vice President of Silicon Engineering in the Graphics Products Group business unit at ATI Technologies, a graphics processor unit provider, from November 2005 until its acquisition by AMD. Before joining ATI Technologies, Mr. Peng served as Vice President of Engineering at TZero Technologies, a fabless semiconductor company, from September 2004 to April 2005. From November 2000 to September 2004, Mr. Peng served as Vice President of Engineering at MIPS Technologies, a semiconductor design IP company.

**Raja G. Petrakian** joined the Company in October 1995 and has served in a number of key roles within Operations, most recently as Senior Director of Supply Chain Management and Vice President of Supply Chain Management. Dr. Petrakian was promoted to his current position of Senior Vice President, Worldwide Operations in March 2009. Prior to joining Xilinx, Dr. Petrakian spent more than three years at the IBM T.J. Research Center serving as a research staff member in the Manufacturing Research Department.

**Vincent F. Ratford** joined the Company in January 2006 as Senior Director of Marketing and Business Development. Mr. Ratford was promoted to Vice President and General Manager in October 2007. He was promoted to Senior Vice President, Solutions Development Group in April 2008 and assumed his current position of Senior Vice President, Worldwide Marketing in November 2008. Prior to joining the Company, he served as President and CEO of AccelChip, Inc., a provider of synthesis software tools for designing DSP systems, from July 2004 until its acquisition by Xilinx in January 2006. Prior to that, Mr. Ratford operated the consulting firm, DeepTech Consulting, from April 2002 to July 2004. Mr. Ratford worked at Virage Logic Corporation, a provider of semiconductor IP, as Vice President of Marketing and Business Development from July 2000 to April 2002 and as Vice President of Sales and Marketing from February 1998 to July 2000. Before joining Virage Logic, Mr. Ratford served as Chief Operating Officer of the Microtec Division of Mentor Graphics, a provider of hardware and software design solutions to semiconductor companies, from October 1995 to December 1997. Before joining the Microtec Division, he was Director of Marketing for Mentor Graphics System Design Division from May 1993 to October 1995.

**Vincent L. Tong** joined the Company in May 1990 and has served in a number of key roles, most recently as Vice President of Product Technology and as Vice President, Worldwide Quality and Reliability. In April 2008, he was promoted to his current position of Senior Vice President, Worldwide Quality and New Product Introductions. Prior to joining the Company, Mr. Tong served in a variety of engineering positions at Monolithic Memories, a producer of logic devices, and AMD. Mr. Tong serves on the board of the Global Semiconductor Alliance, a non-profit semiconductor organization.

**Frank A. Tornaghi** joined the Company in February 2008 as Vice President, Worldwide Sales and was promoted to his current position of Senior Vice President, Worldwide Sales in April 2008. Prior to joining the Company, Mr. Tornaghi spent 22 years at LSI Corporation. Mr. Tornaghi acted as an independent consultant from April 2006 until he joined the Company. He served as Executive Vice President, Worldwide Sales at LSI Corporation from July 2001 to April 2006 and as Vice President, North America Sales, from May 1993 to July 2001. From 1984 until May 1993, Mr. Tornaghi held various management positions in sales at LSI Corporation.

**Additional Information**

We make available, via a link through our investor relations website located at [www.investor.xilinx.com](http://www.investor.xilinx.com), access to our Annual Report on Form 10-K, quarterly reports on Form 10-Q, current reports on Form 8-K and any amendments to those reports filed or furnished pursuant to Section 13(a) or 15(d) of the U.S. Securities Exchange Act of 1934, as amended (Exchange Act) as soon as reasonably practicable after they are electronically filed with or furnished to the Securities and Exchange Commission (SEC). All such filings on our investor relations website are available free of charge. Printed copies of these documents are also available to stockholders without charge, upon written request directed to Xilinx, Inc., Attn: Investor Relations, 2100 Logic Drive, San Jose, CA 95124. Further, a copy of this Annual Report on Form 10-K is located at the SEC's Public Reference Room at 100 F Street, N.E., Washington, D.C. 20549. Information on the operation of the Public Reference Room can be obtained by calling the SEC at 1-800-SEC-0330. The SEC maintains an Internet site that contains reports, proxy and information statements and

other information regarding our filings at <http://www.sec.gov>. The content on any website referred to in this filing is not incorporated by reference into this filing unless expressly noted otherwise.

Additional information required by this Item 1 is incorporated by reference to the section captioned Net Revenues by Geography in Item 7. Management's Discussion and Analysis of Financial Condition and Results of Operations and to Note 17. Segment Information to our consolidated financial statements, included in Item 8. Financial Statements and Supplementary Data.

This annual report includes trademarks and service marks of Xilinx and other companies that are unregistered and registered in the U.S. and other countries.

**Table of Contents**

**ITEM 1A. RISK FACTORS**

The following risk factors and other information included in this Annual Report on Form 10-K should be carefully considered. The risks and uncertainties described below are not the only risks to the Company. Additional risks and uncertainties not presently known to the Company or that the Company's management currently deems immaterial also may impair its business operations. If any of the risks described below were to occur, our business, financial condition, operating results and cash flows could be materially adversely affected.

**Our success depends on our ability to develop and introduce new products and failure to do so would have a material adverse impact on our financial condition and results of operations.**

Our success depends in large part on our ability to develop and introduce new products that address customer requirements and compete effectively on the basis of price, density, functionality, power consumption and performance. The success of new product introductions is dependent upon several factors, including:

- timely completion of new product designs;
- ability to generate new design opportunities or design wins;
- availability of specialized field application engineering resources supporting demand creation and customer adoption of new products;
- ability to utilize advanced manufacturing process technologies on circuit geometries of 45-nm and smaller;
- achieving acceptable yields;
- ability to obtain adequate production capacity from our wafer foundries and assembly and test subcontractors;
- ability to obtain advanced packaging;
- availability of supporting software design tools;
- utilization of predefined IP of logic;
- customer acceptance of advanced features in our new products; and
- market acceptance of our customers' products.

Our product development efforts may not be successful, our new products may not achieve industry acceptance and we may not achieve the necessary volume of production that would lead to further per unit cost reductions. Revenues relating to our mature products are expected to decline in the future, which is normal for our product life cycles. As a result, we may be increasingly dependent on revenues derived from design wins for our newer products as well as anticipated cost reductions in the manufacture of our current products. We rely primarily on obtaining yield improvements and corresponding cost reductions in the manufacture of existing products, and on introducing new products that incorporate advanced features and other price/performance factors that enable us to increase revenues while maintaining consistent margins. To the extent that such cost reductions and new product introductions do not occur in a timely manner, or to the extent that our products do not achieve market acceptance at prices with higher margins, our financial condition and results of operations could be materially adversely affected.

**We rely on independent foundries for the manufacture of all of our products and a manufacturing problem or insufficient foundry capacity could adversely affect our operations.**

Nearly all of our wafers were manufactured either in Taiwan, by UMC, or in Japan, by Toshiba. In addition, the wafers for our older products are manufactured in Japan by Seiko and the wafers for some of our newer products are manufactured in South Korea, by Samsung and in Taiwan, by TSMC. Terms with respect to the volume and timing of wafer production and the pricing of wafers produced by the semiconductor foundries are determined by periodic negotiations between Xilinx and these wafer foundries, which usually result in short-term agreements that do not provide for long-term supply or allocation commitments. We are dependent on these foundries, especially UMC, which supplies the substantial majority of our wafers. We rely on UMC and our other foundries to produce wafers with competitive performance and cost attributes. Therefore, the foundries must be able to transition to advanced manufacturing process technologies and increased wafer sizes, produce wafers at acceptable yields and deliver them in a timely manner. We cannot guarantee that the foundries that supply our wafers will not experience manufacturing problems, including delays in the realization of advanced manufacturing process technologies or difficulties due to limitations of new and existing process technologies. Furthermore, we cannot guarantee the foundries will be able to manufacture sufficient quantities of our products or continue to manufacture a product for the full life of the product.

In addition, unpredictable economic conditions may adversely impact the financial health and viability of the foundries and result in their insolvency or their inability to meet their commitments to us. For example, in the first quarter of fiscal 2010, we experienced supply shortages due to the difficulties encountered by the foundries when they had to rapidly increase their production capacities from low utilization levels to high utilization levels because of an unexpected increase in demand. In the fourth quarter of fiscal 2010 and first nine months of fiscal 2011, we also experienced supply shortages due to very strong demand for our products and a surge in demand for semiconductors in general, which has led to tightening of foundry capacity across the industry. The insolvency of a foundry or any significant manufacturing problem or insufficient foundry capacity would disrupt our operations and negatively impact our financial condition and results of operations.

We have established other sources of wafer supply for many of our products in an effort to secure a continued supply of wafers. However, establishing, maintaining and managing multiple foundry relationships require the investment of management resources as well as additional costs. If we do not manage these relationships effectively, it could adversely affect our results of operations.



**Table of Contents****General economic conditions and the related deterioration in the global business environment could have a material adverse effect on our business, operating results and financial condition.**

During the past three years, global consumer confidence eroded amidst concerns over declining asset values, inflation, volatility in energy costs, geopolitical issues, the availability and cost of credit, rising unemployment, and the stability and solvency of financial institutions, financial markets, businesses and sovereign nations, among other concerns. These concerns slowed global economic growth and resulted in recessions in numerous countries, including many of those in North America, Europe and Asia. These economic conditions had a negative impact on our results of operations during the third and fourth quarters of fiscal 2009 and the first and second quarters of fiscal 2010 due to reduced customer demand. While there have been recent improvements in global economic conditions and our results of operations improved during the second half of fiscal 2010 and fiscal 2011, there is no guarantee that these improvements will continue in the future. Recent events have shown that the financial conditions of sovereign nations, particularly in Europe, are of continuing concern. If unpredictable economic conditions persist or worsen, a number of negative effects on our business could result, including customers or potential customers reducing or delaying orders, the insolvency of key suppliers, which could result in production delays, the inability of customers to obtain credit, and the insolvency of one or more customers. Any of these effects could impact our ability to effectively manage inventory levels and collect receivables and ultimately decrease our net revenues and profitability.

**The semiconductor industry is characterized by cyclical market patterns and a significant industry downturn could adversely affect our operating results.**

The semiconductor industry is highly cyclical and our financial performance has been affected by downturns in the industry. Down cycles are generally characterized by price erosion and weaker demand for our products. Weaker demand for our products resulting from economic conditions in the end markets we serve and reduced capital spending by our customers can result, and in the past has resulted in excess and obsolete inventories and corresponding inventory write-downs. We attempt to identify changes in market conditions as soon as possible; however, the dynamics of the market in which we operate make prediction of and timely reaction to such events difficult. Due to these and other factors, our past results are not reliable predictors of our future results.

**The nature of our business makes our revenues difficult to predict which could have an adverse impact on our business.**

In addition to the challenging market conditions we may face, we have limited visibility into the demand for our products, particularly new products, because demand for our products depends upon our products being designed into our end customers' products and those products achieving market acceptance. Due to the complexity of our customers' designs, the design to volume production process for our customers requires a substantial amount of time, frequently longer than a year. In addition, we are dependent upon turns (orders received and turned for shipment in the same quarter). These factors make it difficult for us to forecast future sales and project quarterly revenues. The difficulty in forecasting future sales impairs our ability to project our inventory requirements, which could result, and in the past has resulted, in inventory write-downs or failure to timely meet customer product demands. In addition, difficulty in forecasting revenues compromises our ability to provide forward-looking revenue and earnings guidance.

**If we are not able to successfully compete in our industry, our financial results and future prospects will be adversely affected.**

Our PLDs compete in the logic IC industry, an industry that is intensely competitive and characterized by rapid technological change, increasing levels of integration, product obsolescence and continuous price erosion. We expect increased competition from our primary PLD competitors, Altera, Lattice and Microsemi (which acquired Actel Corporation during the third quarter of fiscal 2011), and from new market entrants. In addition, competition from the ASIC market and from the ASSP market continues. We believe that important competitive factors in the logic IC industry include:

- product pricing;
- time-to-market;
- product performance, reliability, quality, power consumption and density;
- field upgradeability;
- adaptability of products to specific applications;

ease of use and functionality of software design tools;  
availability and functionality of predefined IP of logic;  
inventory and supply chain management;